The propagation delay of a logic signal through a through silicon via (TSV) 
Introduction
3D IC technology will realize size reduction, performance increase, and low power consumption in portable electronics. Thus, much attention has been paid to 3D IC fabrication. [1, 2] TSVs are key elements for realizing 3D ICs. There are various fabrication methods for 3D ICs based on TSVs. [1, 3] Short defects and open ones can occur independently of the fabrication methods, since there are many TSVs inside a 3D IC. [3, 4] Short defects will generate logical errors by providing [3] The defect may be caused by a void or a crack in the TSV. [5] Since a soft open defect may affect the reliability of the IC, a guideline for preventing a crack in a TSV is proposed. [6] Also, since such defects may occur in a TSV, a redundant design for TSVs [7] and a self-repair method [8] have been proposed.
Defects that occur in TSVs are different from ones in
SoCs. Furthermore, they often may occur and generate logical or timing errors. Thus, testing for TSVs is challenging [3, 5, 9] They can be classified into 2 types: pre-bond testing and post-bond testing.
Open defects that generate logical errors will be detectable by boundary scan techniques. Since there are a lot of TSVs in a 3D IC, various Design for Testability (DfT) methods and built-in test(BIST) methods have been proposed in order to test it quickly. [10] [11] [12] [13] [14] Soft open defects that generate timing errors may not be detected by boundary scan techniques, but they may be detected by an electrical test method. Thus, various electrical test methods have been proposed. A test method proposed in [15] is based on the principle of oscillation tests in analog circuits. An electrical test method with an on-chip sense amplifier has also been proposed. [16] In order to realize a high yield of 3D ICs, defective TSVs should be located. Thus, a test method has been proposed based on X-ray computed tomography. [17] However, it has not been apparent how long of a propagation delay time is caused by a soft open defect in a TSV.
The propagation delay time of a defect-free TSV has been examined with an analytical model. [19, 20] It is difficult to derive the delay time using this approach owing to complexity of the analytical model derivation. On the other hand, more detailed parasitic effects may be derived and a more accurate delay time can be obtained by electromagnetic simulation, compared with the methodology based on purely circuit analysis. Thus, the delay time of a defectfree TSV has been examined by electromagnetic simulation. [21, 22] In Section 3, we describe our fault analysis method and the results.
Layout of Targeted TSVs
An example of a 3D IC is shown in Fig. 1 . In such an IC, some dies are connected to each other by TSVs as shown in Fig. 1 Table 1 . These are the minimum permissible sizes that are satisfied by the design rule of the fabrication process of a 3D IC, [1] whose V DD is 1.0 V.
Fault Analysis for TSV Having Soft Open Defect
TSVs are used for making connections between dies.
We selected dies fabricated with a 90 nm CMOS process as our targeted dies. A TSV is driven by a logic gate and the logic signal through the TSV is outputted to a logic gate. Thus, we examined the faulty effects caused by a soft open defect inside a TSV with an inverter gate connected to the input and output ports of each TSV.
In our fault analysis, we extracted the S-parameters of the layout shown in Fig. 2 On the other hand, when d h is smaller than 10 nm, the delay is smaller than in the defect-free case. This means that the defect can generate no faulty effects and the circuit will work as expected. Also, the delay caused by the change from L to H is almost the same as the one from H to L.
Our targeted defective TSV can be modeled as the simple circuit shown in Fig. 7 . In Fig. 7 , a resistor R b is made of a barrier metal whose resistance can be estimated by Eq. (1).
where ρ is the resistivity of the barrier metal. Capacitor C p is a parasitic capacitor whose capacitance can be estimated by Eq. (2).
where ε is a dielectric constant of the open defect.
When d h is large, an electrical signal will be propagated through R b since C p is small. On the other hand, when d h is extremely small, C p becomes large and the electrical signal will be propagated through C p . Thus, the propagation delay in the defective TSV may become smaller than in the defect-free TSV as shown in Fig. 6 .
The simulation results for Tst#2 are shown in Fig. 8 . The propagation delay in Fig. 8 is smaller than in Fig. 6 . This stems from the parasitic capacitance between the defective TSV and the neighboring ones. However, as shown in Fig.   8 , almost the same phenomena can be obtained as in Fig.   6 . Thus, in the rest of this paper, we discuss propagation delays only for Tst#1.
In Fig. 6 and 8, the slope of TSV5out is almost the same as the others. That is the reason why H1 is small and the resistance of the TSVs is small. Δt pd = t pdc -t pdn (3) where t pdc and t pdn are the propagation delays of the circuit under test and the defect-free circuit, respectively.
As shown in Fig. 9 , when d h is small, it becomes negative. This means that the signal of TSV5in can be propa- as expected. This suggests to us that a more powerful test method should be developed so that defects generating small delays can be detected in order for them to be detected before they generate logical errors.
Conclusion
In this paper, a soft open defect inside a TSV was created by establishing a connection within the TSV using a fine wire made from only barrier metal. 
